## Description

FA3687V is a PWM type DC-to-DC converter control IC with 2ch outputs that can directly drive power MOSFETs. CMOS devices with high breakdown voltage are used in this IC and low power consumption is achieved. This IC is suitable for very small DC-to-DC converters because of their small and thin package ( 1.1 mm max.), and high frequency operation (up to 1.5 MHz ). You can select Pch or Nch of MOSFETs driven, and design any topology of DC-to-DC converter circuit like a buck, a boost, inverting, a fly-back, or a forward.

## Features

- Wide range of supply voltage: $\mathrm{Vcc}=2.5$ to 20 V
- MOSFET direct driving
- Selectable output stage for Pch/Nch MOSFET on each channel
- Low operating current by CMOS process: 2.5 mA (typ.)
- 2ch PWM control IC
- High frequency operation: 300 kHz to 1.5 MHz
- Simple setting of operation frequency by timing resistor
- Soft start function at each channel
- Adjustable maximum duty cycle at each channel
- Built-in undervoltage lockout
- High accuracy reference voltage: Vref: $1.00 \mathrm{~V} \pm 1 \%$

VREG: $2.20 \mathrm{~V} \pm 1 \%$

- Adjustable built-in timer latch for short-circuit protection
- Thin and small package:TSSOP-16


## Block diagram



Dimensions, mm

## - TSSOP-16



| Pin No. | Pin symbol | Description |
| :--- | :--- | :--- |
| 1 | CP | Timer latched short circuit protection |
| 2 | SEL2 | Selection of type of driven MOSFET (OUT2) |
| 3 | FB2 | Ch.2 output of error amplifier |
| 4 | IN2- | Ch.2 inverting input to error amplifier |
| 5 | IN2+ | Ch.2 non-inverting input to error amplifier |
| 6 | VCC | Power supply |
| 7 | CS2 | Soft start for Ch.2 |
| 8 | OUT2 | Ch.2 output |
| 9 | OUT1 | Ch.1 output |
| 10 | CS1 | Soft start for Ch.1 |
| 11 | GND | Ground |
| 12 | RT | Oscillator timing resistor |
| 13 | VREG | Regulated voltage output |
| 14 | IN1- | Ch.1 inverting input to error amplifier |
| 15 | FB1 | Ch.1 output of error amplifier |
| 16 | SEL1 | Selection of type of driven MOSFET (OUT1) |

## Absolute maximum ratings

| Item | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Power supply voltage | Vcc | 20 | V |
| SEL1, SEL2 pin voltage | VSEL | -0.3 to 5.0 | V |
| FB1, IN1-, FB2, IN2-, IN2+ pin voltage | Vea_IN | -0.3 to 5.0 | V |
| CS1, CS2, CP, RT, VREG pin voltage | Vctr_IN | -0.3 to 5.0 | V |
| OUT1/2 OUT pin source current <br> OUT pin sink current | $\begin{array}{\|l\|} \hline \text { lout- } \\ \text { louT+ } \end{array}$ | $\begin{aligned} & \hline-400 \text { (peak) } \\ & 150 \text { (peak) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| OUT1/2 OUT pin source current <br> OUT pin sink current | IOUTIouT+ | -50 (continuous) <br> 50 (continuous) | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power dissipation * | Pd | 300 ( $\mathrm{Ta} \leqq 25^{\circ} \mathrm{C}$ ) | mW |
| Operating junction temperature | TJ | +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating ambient temperature | TOPR | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TstG | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

## Maximum power dissipation curve



* Derating factor $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}: 3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$


## - Recommended operating condition

| Item | Symbol | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vcc |  | 2.5 |  | 18 | V |
| CS1, CS2, CP pin voltage | Vctr_In |  | 0.0 |  | 2.5 | V |
| SEL1, SEL2 pin voltage | Vsel_IN |  | 0.0 |  | 2.5 | V |
| IN1-, IN2-, IN2+ pin voltage | VEA_IN |  | 0.0 |  | 2.5 | V |
| Oscillation frequency | fosc |  | 300 | 500 | 1500 | kHz |
| VREG pin capacitance | Creg | Vcc<10V | 0.1 | 1.0 | 4.7 | $\mu \mathrm{F}$ |
|  |  | $10 \mathrm{~V} \leqq \mathrm{Vcc}<18 \mathrm{~V}$ | 0.47 | 1.0 | 4.7 | $\mu \mathrm{F}$ |
| VREG pin current | IREG |  |  |  | 1.0 | mA |
| VCC pin capacitance | Cvcc |  | 1.0 |  |  | $\mu \mathrm{F}$ |
| CS1 pin capacitance | Ccs1 | Between CS1 and GND | 0.01 |  |  | $\mu \mathrm{F}$ |
| CS2 pin capacitance | Ccs2 | Between CS2 and VREG | 0.01 |  |  | $\mu \mathrm{F}$ |
| CP pin capacitance | Ccp | Between CP and VREG * | 0.01 |  |  | $\mu \mathrm{F}$ |

* If the timer latched mode is not needed, connect the CP pin to GND.

■ Electrical characteristics (VCC=3.3V, CREG=1.0 $\mu \mathrm{F}, \mathrm{RT}=12 \mathrm{k} \Omega, \mathrm{Ta}=+25^{\circ} \mathrm{C}$ )

## Regulated voltage for internal control blocks (Vreg pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Unit |  |  |  |  |  |
| Regulated voltage | VREG |  | 2.178 | 2.200 | 2.222 |
| Line regulation | VREG_LINE | VcC $=2.5$ to 18 V |  | $\pm 5$ | $\pm 15$ |
| Load regulation | VREG_LOAD | IREG $=0$ to 1 mA | mV |  |  |
| Variation with temperature | Vreg_TC | Ta $=-30$ to $+85^{\circ} \mathrm{C}$ | -5 | -1 |  |

## Oscillator section (RT pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Unit |  |  |  |  |  |
| Oscillation frequency | fosc |  | 435 | 500 | 565 |
| Line regulation | fosc_LINE | Vcc=2.5 to 18 V | kHz |  |  |
| Variation with temperature | fosc_TC1 | Ta $=-30$ to $+85^{\circ} \mathrm{C}$ |  | $\pm 1$ | $\pm 5$ |

Error amplifier section (IN1-, FB1, IN2-, IN2+, FB2 pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference voltage (ch.1) | Vref1 | * | 0.99 | 1.00 | 1.01 | V |
| Vref1 Line regulation (ch.1) | Vref_Line | $\mathrm{Vcc}=2.5$ to 18 V |  | $\pm 2$ | $\pm 5$ | mV |
| VreF1 Variation with temperature (ch.1) | Vref_tC1 | $\mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$ |  | $\pm 0.5$ |  | \% |
| Input offset voltage (ch.2) | Voffset | VIN2+=1.0V, IN2+, IN2- |  |  | $\pm 10$ | mV |
| Voffset Line regulation (ch.2) | Voff_LINE | $\mathrm{Vcc}=2.5$ to 18 V |  | 0 |  | mV |
| Input bias current | IIN- | $\mathrm{VINx}-=0.0$ to 2.5 V |  | 0.0 |  | mA |
| Common mode input voltage | Vcom | IN2+, IN2- | 0.7 |  | 1.5 | V |
| Open loop gain | Avo |  |  | 70 |  | dB |
| Unity gain bandwidth | ft |  |  | 1.5 |  | MHz |
| Output current (sink) | ISIFB | $\begin{aligned} & V_{F B 1}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {IN } 1-}=\mathrm{V}_{\text {REG }} \\ & \mathrm{V}_{\mathrm{FB} 2}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {IN2 }}-=\mathrm{V}_{\mathrm{REG}}, \mathrm{VIN}_{2+}=1 \mathrm{~V} \end{aligned}$ | 2.3 | 3.5 | 4.7 | mA |
| Output current (source) | ISOFB |  | $-360$ | -270 | -180 | $\mu \mathrm{A}$ |

* The FB1 voltage is measured under the condition that IN1- pin and FB1 pin are shorted. The input offset voltage of the error amplifier is included.


## Soft start section (CS1, CS2 pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Threshold voltage (CS1) (Driving Nch-MOSFET) | Vcsidon | Duty cycle $=0 \%$, VFB1 $=1.4 \mathrm{~V}$ |  | 0.82 |  | V |
|  | Vcs1d20N | Duty cycle=20\%, VFB1=1.4V | 0.89 | 0.925 | 0.96 | V |
|  | Vcsid80N | Duty cycle $=80 \%$, VFB1 $=1.4 \mathrm{~V}$ | 1.25 | 1.285 | 1.32 | V |
|  | Vcsidi00n | Duty cycle $=100 \%$, VFB1 $=1.4 \mathrm{~V}$ |  | 1.38 |  | V |
| Threshold voltage (CS1) (Driving Pch-MOSFET) | VCsidop | Duty cycle $=0 \%$, VFB1=1.4V |  | 0.82 |  | V |
|  | VCS1退 | Duty cycle $=20 \%$, VFB1 $=1.4 \mathrm{~V}$ | 0.90 | 0.935 | 0.97 | V |
|  | VCs1d80P | Duty cycle $=80 \%$, VFB1 $=1.4 \mathrm{~V}$ | 1.26 | 1.295 | 1.33 | V |
|  | VCS1D100P | Duty cycle $=100 \%$, VFB1 $=1.4 \mathrm{~V}$ |  | 1.38 |  | V |
| Threshold voltage (CS2) (Driving Nch-MOSFET) | Vcs2don | Duty cycle $=0 \%$, VFb2 $=0.7 \mathrm{~V}$ |  | 1.33 |  | V |
|  | VCS2D20N | Duty cycle $=20 \%$, VFB2=0.7V | 1.21 | 1.245 | 1.28 | V |
|  | VCs2d80N | Duty cycle $=80 \%$, VFB2=0.7V | 0.85 | 0.885 | 0.92 | V |
|  | Vcs2d100N | Duty cycle $=100 \%$, VFB2=0.7V |  | 0.80 |  | V |
| Threshold voltage (CS2) (Driving Pch-MOSFET) | Vcs2dop | Duty cycle $=0 \%$, VFB2=0.7V |  | 1.33 |  | V |
|  | VCS2D20P | Duty cycle $=20 \%$, VFB2 $=0.7 \mathrm{~V}$ | 1.20 | 1.23 | 1.27 | V |
|  | VCS2D80P | Duty cycle $=80 \%$, VFB2=0.7V | 0.84 | 0.875 | 0.91 | V |
|  | VCS2D100P | Duty cycle $=100 \%$, VFB2 $=0.7 \mathrm{~V}$ |  | 0.80 |  | V |

Pulse width modulation (PWM) section (FB1, FB2 pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Threshold voltage (FB1) (Driving Nch-MOSFET) | VfB1Don | Duty cycle=0\%, Vcs1=Vreg |  | 0.82 |  | V |
|  | VFb1D20N | Duty cycle=20\%, Vcsi=Vreg |  | 0.925 |  | V |
|  | VFB1D80N | Duty cycle=80\%, Vcs1=Vreg |  | 1.285 |  | V |
|  | VFB1D100N | Duty cycle=100\%, Vcs1=VREG |  | 1.38 |  | V |
| Threshold voltage (FB1) (Driving Pch-MOSFET) | Vfb1D0p | Duty cycle=0\%, Vcs1=Vreg |  | 0.82 |  | V |
|  | VFB1D20P | Duty cycle=20\%, Vcs1=Vreg |  | 0.935 |  | V |
|  | VFB1D80P | Duty cycle=80\%, Vcs1=Vreg |  | 1.295 |  | V |
|  | VFB1D100P | Duty cycle $=100 \%$, Vcs1=VREG |  | 1.38 |  | V |
| Threshold voltage (FB2) (Driving Nch-MOSFET) | Vfb2don | Duty cycle=0\%, Vcs2=0V |  | 1.33 |  | V |
|  | Vfb2d20n | Duty cycle=20\%, Vcs2=0V |  | 1.245 |  | V |
|  | VFb2d80N | Duty cycle=80\%, Vcs2=0V |  | 0.885 |  | V |
|  | Vfb2D100N | Duty cycle=100\%, Vcs2=0V |  | 0.80 |  | V |
| Threshold voltage (FB2) (Driving Pch-MOSFET) | Vfb2dop | Duty cycle=0\%, Vcs2=0V |  | 1.33 |  | V |
|  | VFb2d20p | Duty cycle=20\%, Vcs2=0V |  | 1.235 |  | V |
|  | VFB2D80P | Duty cycle $=80 \%$, Vcs2=0V |  | 0.875 |  | V |
|  | VFB2D100P | Duty cycle=100\%, Vcs2=0V |  | 0.80 |  | V |

## Timer latch protection section (CS pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Unit |  |  |  |  |  |
| Threshold voltage of FB1 | VTHFB1TL | $* 1$ | 1.5 |  | 2.0 |
| Threshold voltage of FB2 | VTHFB2TL | $* 2$ | V |  |  |
| Threshold voltage of CS1 | VTHFB3TL | $* 3$ | 0.2 |  | 0.6 |
| Threshold voltage of CS2 | VVTHCS1TL | $* 4$ | V |  |  |
| Charge current of CP | ICP | VCP=0.5V, VFB1 $=2.1 \mathrm{~V}$ | -2.4 |  | 0.6 |
| Threshold voltage of CP | VTHCPTL |  | 1.5 | V |  |

*1 The current source of the CP pin operates when the voltage of FB1 exceeds the threshold voltage as shown in the table.
*2 The current source of the CP pin operates when the voltage of FB2 falls below the threshold voltage as shown in the table.
${ }^{* 3}$ The timer latch of FB1 is disabled when the CS1 voltage is below the threshold voltage as shown in the table.
*4 The timer latch of FB2 is disabled when the CS2 voltage is above the threshold voltage as shown in the table.

## Undervoltage lockout circuit section (VCC pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ON threshold voltage of VCC | VuvLo |  | 2.0 | 2.2 | 2.35 | $V$ |
| Hysteresis voltage | $\triangle$ VUVLO |  |  | 0.1 |  | $V$ |

Output section (OUT1, OUT2, SEL1, SEL2 pin)

| Item | Symbol | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High side on resistance of OUT1/2 | Ronhi | lout2 $=-50 \mathrm{~mA}$ |  | 10 | 20 | $\Omega$ |
|  |  | IOUT1 $=-50 \mathrm{~mA}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | 9 |  | $\Omega$ |
|  |  | Iout1 $=-50 \mathrm{~mA}, \mathrm{Vcc}=15 \mathrm{~V}$ |  | 8 |  | $\Omega$ |
| Low side on resistance of OUT1/2 | Ronlo | Iout1 $=50 \mathrm{~mA}$ |  | 5 | 10 | $\Omega$ |
|  |  | Iout2 $=50 \mathrm{~mA}$, Vcc=5V |  | 5 |  | $\Omega$ |
|  |  | lout2 $=50 \mathrm{~mA}, \mathrm{Vcc}=15 \mathrm{~V}$ |  | 5 |  | $\Omega$ |
| Rise time of OUT1/2 | tRISE | CL=1000pF |  | 25 |  | ns |
| Fall time of OUT1/2 | tFALL | CL=1000pF |  | 40 |  | ns |
| SEL pin voltage for driving Nch-MOSFET | Vseln |  | 0.0 |  | 0.2 | V |
| SEL pin voltage for driving Pch-MOSFET | Vselp |  | Vreg-0.2 |  | Vreg | V |

## Overall section

| Item | Symbol | Test condition | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Operating mode supply current | IcCA | Ch.1, Ch.2 operating mode |  | 2.5 | 3.5 |
|  | ICCA1 | Ch.1, Ch.2 off mode | mA |  |  |
|  | ICCA2 | Ch.1, Ch.2 operating mode, VCC=18V |  | 2.0 | mA |
|  | ICCA3 | Latch mode | 3.0 | mA |  |

## ■ Characteristic curves

Oscillation frequency vs. timing resistor
Vcc=3.3V, Ta=25 ${ }^{\circ} \mathrm{C}$


Oscillation frequency vs. ambient temperature $\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc= $=500 \mathrm{kHz}$ )


Regulated voltage vs. ambient temperature
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc $=500 \mathrm{kHz}$ )


Oscillation frequency vs. supply voltage Vcc
$\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc $=500 \mathrm{kHz}$ )


Regulated voltage vs. supply voltage Vcc
$\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc $=500 \mathrm{kHz}$ )


Regulated voltage vs. load current
Vcc=3.3V, RT=12k $\Omega$ (fosc=500kHz)


## Reference voltage vs. supply voltage VCC

$\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc $=500 \mathrm{kHz}$ )


Error amp. output current (sink) vs. ambient temperature
Vcc=3.3V, RT=12k $\Omega$ (fosc=500kHz)


Charge current of CP vs. ambient temperature
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc=500kHz)


Reference voltage vs. ambient temperature
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc=500kHz)


Error amp. output current (source) vs. ambient temperarure Vcc=3.3V, RT=12k $\Omega$ (fosc=500kHz)


Threshold voltage of CP vs. ambient temperature
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc=500kHz)


Output duty cycle vs. Cs voltage (ch. 1)
Driving Nch MOSFET
$\mathrm{VcC}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Output duty cycle vs. Cs voltage (ch. 1)
Driving Nch MOSFET
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Output duty cycle vs. oscillation frequency (ch. 1)
Driving Nch MOSFET
$\mathrm{VcC}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Output duty cycle vs. oscillation frequency (ch. 1)
Driving Nch MOSFET
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Output duty cycle vs. Cs voltage (ch. 2)
Driving Nch MOSFET
Vcc=3.3V, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


Output duty cycle vs. Cs voltage (ch. 2)
Driving Nch MOSFET
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Output duty cycle vs. oscillation frequency (ch. 2)
Driving Nch MOSFET
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Output duty cycle vs. oscillation frequency (ch. 2)
Driving Nch MOSFET
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


OUT1 terminal source current vs. H level output voltage $\mathrm{Ta}=25^{\circ} \mathrm{C}$


OUT1 terminal sink current vs. H level output voltage Vcc=3.3V


OUT1 terminal sink current vs. H level output voltage Vcc=12V


OUT2 terminal source current vs. H level output voltage $\mathrm{Ta}=25^{\circ} \mathrm{C}$


OUT2 terminal sink current vs. H level output voltage Vcc=3.3V


OUT2 terminal sink current vs. H level output voltage Vcc=12V


OUT1 terminal sink current vs. L level voltage


OUT1 terminal rise time vs. supply voltage Vcc
CL=1000pF


OUT1 terminal fall time vs. supply voltage Vcc
CL=1000pF


OUT2 terminal sink current vs. L level voltage


OUT2 terminal rise time vs. supply voltage Vcc CL=1000pF


OUT2 terminal fall time vs. supply voltage Vcc
CL=1000pF


Operating mode supply current vs. oscillation frequency $\mathrm{Ta}=25^{\circ} \mathrm{C}$


## CS1 internal discharge switch current vs. voltage

$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc=500kHz)


UVLO ON threshold vs. ambient temperature


CS2 internal discharge switch current vs. voltage
$\mathrm{Vcc}=3.3 \mathrm{~V}, \mathrm{RT}=12 \mathrm{k} \Omega$ (fosc= $=500 \mathrm{kHz}$ )


Error amplifier gain and phase vs. frequency


## Description of each circuit

## 1. Reference voltage circuit (Vref)

This circuit generates the reference voltage of $1.00 \mathrm{~V} \pm 1 \%$ compensated in temperature from Vcc voltage, and is connected to the non-inverting input of the error amplifier. The voltage cannot be observed directly because there is no external pin for this purpose.

## 2. Regulated voltage circuit (Vreg)

This circuit generates $2.20 \mathrm{~V} \pm 1 \%$ based on the reference voltage VREF, and is used as the power supply of the internal IC circuits. The voltage is generated when the supply voltage, Vcc is input. The Vreg voltage is also used as a regulated power supply for soft start, maximum duty cycle limitation, and others. The output current for external circuit should be within 1 mA . A capacitor connected between VREG pin and GND pin is necessary to stabilize the Vreg voltage (To determine capacitance, refer to recommended operating conditions). The VREG voltage is regulated in Vcc voltage of 2.4 V or above.

## 3. Oscillator

The oscillator generates a triangular waveform by charging and discharging the built-in capacitor. A desired oscillation frequency can be set by the value of the resistor connected to the RT pin (Fig. 1). The built-in capacitor voltage oscillates between approximately 0.82 V and 1.38 V at fosc $=500 \mathrm{kHz}$ (that of ch1 and ch2 are slightly different) with almost the same charging and discharging gradients (Fig. 2).
You can set the desired oscillation frequency by changing the gradients using the resistor connected to the RT pin (Large RT: Low frequency, Small RT: High frequency). The oscillator waveform cannot be observed from the outside because a pin for this purpose is not provided. The RT pin voltage is approximately 1V DC in normal operation. The oscillator output is connected to the PWM comparator.

## 4. Error amplifier circuit

The error amplifier 1 has the inverting input of IN1(-) pin (Pin14). The non-inverting input is internally connected to the reference voltage Vref ( $1.00 \mathrm{~V} \pm 1 \% ; 25^{\circ} \mathrm{C}$ ). The error amplifier 2 has the inverting input IN2(-) pin (Pin4) and non-inverting input IN2(+) pin (Pin5) externally. Since each input of error amplifier 2 is connected to the pins, CH 2 is suitable for any circuit topology. The FB pins (Pin3, Pin15) are the output of the error amplifier. An external RC network is connected between FB pin and IN-pin for gain and phase compensation setting. (Fig. 3) For connecting of each topology, see "Design advice".


Fig. 1


Fig. 2


Fig. 3

## 5. PWM comparator

The PWM output generates from the oscillator output, the error amplifier output (FB1, FB2) and CS voltage (CS1, CS2) (Fig. 4). The oscillator output is compared with the preferred lower voltage between FB1 and CS1 for ch1. While the preferred voltage is lower than oscillator output, the PWM output is low. While the preferred voltage is higher than oscillator output, the PWM output is high. Since the phase of Ch2 is the opposite phase of Ch1, higher voltage between FB2 and CS2 is preferred and while the preferred voltage is lower than the oscillator output, the PWM output 2 is high. (Cannot be observed externally) The output polarity of OUT1, OUT2 changes according to the condition of SEL pin. (See Fig. 6)

## 6. Soft start function

This IC has a soft start function to protect DC-to-DC converter circuits from damage when starting operation. CS1 pin (Pin10), and CS2 pin (Pin7) are used for soft start function of ch1 and ch2 respectively (Fig. 5). When the supply voltage is applied to the VCC pin and UVLO is cancelled, capacitor Ccs1 and Ccs2 is charged by VREG through the resistor R7 or R9. Therefore, CS1 voltage gradually increases and CS2 voltage gradually decreases. Since CS1 and CS2 pin are connected to the PWM comparator internally, the pulses gradually widen and then the soft start function operates (Fig. 6).
The maximum duty cycle can be set by using the CS pins. (See "Design advice" about the detail)


Fig. 4


Fig. 5


Fig. 6

## 7. Timer latch short-circuit protection circuit

This IC has the timer latch short-circuit protection circuit. This circuit cuts off the output of all channels when the output voltage of DC-to-DC converter drops due to short circuit or overload. To set delay time for timer latch operation, a capacitor CcP should be connected to the CP pin (Fig. 7). When one of the output voltage of the DC-to-DC converter drops due to short circuit or overload, the FB1 pin voltage increases up to around the VREG voltage for ch1, or the FB2 pin voltage drops down to around 0 V for ch2. When FB1 pin voltage exceeds 2.0 V (max.) or FB2 pin voltage falls below 0.2 V (min.), constant-current source ( $2 \mu \mathrm{~A}$ typ.) starts charging the capacitor CCP connected to the CP pin. If the voltage of the CP pin exceeds 2.1 V (max.), the circuit regards the case as abnormal. Then the IC is set to off latch mode and the output of all channels is shut off (Fig. 8), and the current consumption becomes 2 mA (typ.). The period (tp) between the occurrence of short-circuit in the converter output and setting to off latched mode can be calculated by the following equation:
tp $[\mathrm{s}]=\mathrm{CcP} \times \frac{\mathrm{V}_{\text {THCPTL }}}{\mathrm{ICP}}$
VTHCPTL: CP pin latched mode threshold voltage [V]
ICP: CP charge source current $[\mu \mathrm{A}]$
Ccp: Capacitance of CP pin capacitor
You can reset off latched mode of the short-circuit protection by either of the following ways about 1) CP pin, or 2) VCC pin, or
3) CS1 or CS2 pin:

1) $C P$ voltage $=O V$
2) Vcc voltage UvLo voltage ( 2.2 V typ.) or below
3) Set the CS pin of the cause of off latched mode as follows CS1 pin voltage $=0 \mathrm{~V}, \mathrm{CS} 2$ pin voltage $=$ VREG

If the timer-latched mode is not necessary, connect the CP pin to GND.

## 8. Output circuit

The IC contains a push-pull output stage and can directly drive MOSFETs. The maximum peak current of the output stage is sink current of +150 mA , and source current of -400 mA . The IC can also drive NPN and PNP transistors. The maximum current in such cases is $\pm 50 \mathrm{~mA}$. You must design the output current considering the rating of power dissipation. (See "Design advice')
You can switch the types of external discrete MOSFETs by wiring of the SEL pins (Pin 2, Pin 16). For driving Nch MOS, connect the SEL pins to GND. For driving Pch MOS, connect the SEL pins to VREG. You can design buck converter or inverting converter by driving Pch MOS, and boost converter by driving Nch MOS.
Connect them either to GND or to VREG surely.

## 9. Undervoltage lockout circuit

The IC contains a undervoltage lockout circuit to protect the circuit from the damage caused by malfunctions when the supply voltage drops. When the supply voltage rises from OV, the IC starts to operate at Vcc of 2.2 V (typ.) and outputs generate pulses. If a drop of the supply voltage occurs, it stops output at Vcc of 2.1 V (typ.). When it occurs, the CS1 pin is turned to low level and the CS2 pin to high level, and then these pins are reset.


Fig. 7


Fig. 8

## Design advice

## 1. Setting the oscillation frequency

As described in item 1 of "Description of each circuit," a desired oscillation frequency can be determined by the value of the resistor connected to the RT pin. When designing an oscillation frequency, you can set any frequency between 300 kHz and 1.5 MHz . You can obtain the oscillation frequency from the characteristic curve "Oscillation frequency (fosc) vs. timing resistor resistance (RT)" or the value can be approximately calculated by the following expression.
$\begin{array}{ll}\text { fosc }=4050 \times \mathrm{RT}^{-0.86} & \begin{array}{l}\text { fosc: Oscillation frequency }[\mathrm{kHz}] \\ \text { RT: Timing resistor }[\mathrm{k} \Omega]\end{array} \\ \text { RT }=\left(\frac{4050}{\text { fosc }}\right)^{1.16} & \end{array}$
This expression, however, can be used for rough calculation, the obitained value is not guaranteed. The operation frequency varies due to the conditions such as tolerance of the characteristics of the ICs, influence of noises, or external discrete components. When determining the values, examine the effectiveness of the values in an actual circuit. The timing resistor RT should be wired to the GND pin as shortly as possible because the RT pin is a high impedance pin and is easy affected by noises.

## 2. Operation near the maximum or the minimum output duty cycle

As described in "Output duty cycle vs. voltage", the output duty cycle of this IC changes sharply near the minimum and the maximum output duty cycle. Note that these phenomena are conspicuous for high frequency operation (when the pulse width is narrow).

## 3. Determining soft start period

The period from the start of charging the capacitor Ccs to widening $n \%$ of output duty cycle can be roughly calculated by the following expression: (see Fig. 5 for symbols)
$\mathrm{t}[\mathrm{ms}]=\mathrm{R} 7 \times \operatorname{Ccs} 1 \times 1 \mathrm{n}\left(1-\frac{\text { VCS1n }}{\text { VREG }}\right) \quad$ For CS1 pin
$\mathrm{t}[\mathrm{ms}]=\mathrm{R} 9 \times$ Ccs2 $\times 1 \mathrm{n}\left(\frac{\text { Vcs2n }}{\text { VREG }}\right) \quad$ For CS2 pin
Ccs1, Ccs2: Capacitance connected to CS1or CS2 pin [ $\mu \mathrm{F}$ ]
R7, R9: Resistance connected to CS1 or CS2 pin [k $\Omega$ ]
Vcs1n and Vcs2n are the voltage of the CS1 and CS2 pins in $\mathrm{n} \%$ of output duty cycle, and vary in accordance with operating frequency. The value can be obtained from the characteristic curve "Output duty cycle vs. CS voltage"

To reset the soft start function, the supply voltage Vcc is lowered below the UVLO voltage ( 2.1 V typ.) and then the internal switch discharges the CS capacitor. The characteristics of the internal switch for discharge are shown in following the characteristics curves of "Characteristics of CS1 internal discharge switch current vs. voltage" and "Characteristics of CS2 internal discharge switch current vs. voltage". Therefore, when determining the period of soft start at restarting the power supply, consider the characteristics carefully.

## 4. Setting maximum duty cycle

As described in the Fig. 9, you can limit maximum duty cycle by connecting a resistor divider "R7, R8 or R9, R10" between CS1, CS2 and VREG pin. Set the maximum duty cycle considering that relation between the maximum output duty cycle and the CS pin voltage changes with operation frequency as described in the characteristic curves of "Output duty cycle vs. oscillation frequency" and "Output duty cycle vs. CS voltage". When the maximum duty cycle is limited, CS pin voltage at start-up is described in Fig. 10, and the approximate value of soft start period can be obtained by the following expressions:
$\mathrm{t}[\mathrm{ms}]=\mathrm{R} 0 \times \mathrm{Ccs} 1 \times 1 \mathrm{n}\left(1-\frac{\mathrm{Vcs} 1 \mathrm{n}}{\mathrm{Vcs} 1}\right) \quad \mathrm{R} 0=\frac{\mathrm{R} 7 \times \mathrm{R} 8}{\mathrm{R} 7+\mathrm{R} 8} \quad$ For CS1
The divided CS1 voltage is obtained by:
$\mathrm{Vcs} 1=\frac{\mathrm{R} 8}{\mathrm{R} 7+\mathrm{R} 8} \times \mathrm{VREG}$
$\mathrm{t}[\mathrm{ms}]=\mathrm{R} 0 \times \operatorname{Ccs} 2 \times 1 \mathrm{n}\left(\frac{\mathrm{Vcs2n}-\mathrm{Vcs2}}{\mathrm{VREG}-\mathrm{Vcs2}}\right) \quad \mathrm{R} 0=\frac{\mathrm{R} 9 \times \mathrm{R} 10}{\mathrm{R} 9+\mathrm{R} 10} \quad$ For CS2
The divided CS2 voltage is obtained by:
Vcs2 $=\frac{\mathrm{R} 9}{\mathrm{R} 9+\mathrm{R} 10} \times$ VREG
Ccs1, Ccs2: Capacitance connected to the CS1 or CS2 pin [ $\mu \mathrm{F}$ ] R7, R8, R9, R10: Resistance connected to CS1 or CS2 pin [k $\Omega$ ]

VCS1n and VcS2n are the voltages of CS1 and CS2 under a certain output duty cycle and varies with operation frequencies. The values of Vcs1n and Vcs2n can be obtained from the characteristic curves of "Output duty cycle vs. CS voltage". The charging of Ccs1 and Ccs2 after UVLO is unlocked. Therefore, the period from power-on of Vcc to widening $\mathrm{n} \%$ of output duty cycle is the sum of t 0 and t .

## 5. Determining the output voltage of DC-DC converters

The ways to determine the output voltage of the DC-DC converter of each channel is shown in Fig. 10 and the following equations.

For ch1:
The positive output voltage of DC-to-DC converter (a buck, a boost) is determined by:
$V_{\text {out1 }}=\frac{R 1+R 2}{R 2} \times V_{\text {REF }}$
For ch2:
The positive output voltage of DC-to-DC converter is determined by:
$\mathrm{Vout2}=\mathrm{V} 1 \times \frac{\mathrm{R} 3+\mathrm{R} 4}{\mathrm{R} 3}$
Here, V1 $=$ VREG $\times \frac{R 6}{R 5+R 6}$
When R5=R6,
Vout2 $=\operatorname{VREG} \times\left(\frac{\mathrm{R} 3+\mathrm{R} 4}{2 \mathrm{R} 3}\right)$


Fig. 9

Ch1


Ch2

to: Time from power-on of Vcc to reaching unlock voltage of UVLO.

Fig. 10

The negative output voltage of DC-to-DC converter (inverting) is determined by:
Vout2 $=\frac{\mathrm{R} 3+\mathrm{R} 4}{\mathrm{R} 3} \times \mathrm{V} 1-\frac{\mathrm{R} 4}{\mathrm{R} 3} \times \mathrm{VREG}$
The ratio of resistances is determined by:
$\frac{\mathrm{R} 3}{\mathrm{R} 4}=\frac{\text { VREG }-\mathrm{V} 1}{\text { Vout } 2+\mathrm{V} 1}$
(Use the absolute value of the Vout2 voltage.)
When R5 = R6,
Vout2 $=$ VREG $\times\left(\frac{\mathrm{R} 3-\mathrm{R} 4}{2 \mathrm{R} 3}\right)$
Connect the SEL1 and SEL2 pin to GND or VREG surely.

## 6. Restriction of external discrete components and recommended operating conditions

To achieve a stable operation of the IC, the value of external discrete components connected to VCC, VREG, CS, CP pins should be within the recommended operating conditions. And the voltage and the current applied to each pin should be also within the recommended operating conditions. If the pin voltage of OUT1, OUT2, or VREG becomes higher than the VCC pin voltage, the current flows from the pins to the VCC pin because parasitic three diodes exist between the VCC pin and these pins. Be careful not to allow this current to flow.

## 7. Loss calculation

Since it is hard to measure IC loss directly, the calculation to obtain the approximate loss of the IC connected directly to a MOSFET is described below.
When the supply voltage is Vcc, the current consumption of the IC is ICCA, the total input gate charge of the driven MOSFET is Qg and the switching frequency is fsw , the total loss Pd of the IC can be calculated by:
$\mathrm{Pd} \fallingdotseq \mathrm{Vcc} \times(\mathrm{IccA}+\mathrm{Qg} \times \mathrm{fsw})$.
The value in this expression is influenced by the effects of the dependency of supply voltage, the characteristics of
temperature, or the tolerance of parameter. Therefore, evaluate the appropriateness of IC loss sufficiently considering the range of values of above parameters under all conditions.

## Example

ICCA= 2.5 mA for $\mathrm{VcC}=3.3 \mathrm{~V}$ in the case of a typical IC from the characteristic curves. $\mathrm{Qg}=6 \mathrm{nC}$, $\mathrm{fsw}=500 \mathrm{kHz}$, the IC loss " Pd " is as follows.
$\mathrm{Pd} \fallingdotseq 3.3 \times(2.5 \mathrm{~mA}+6 \mathrm{nC} \times 500 \mathrm{kHz}) \fallingdotseq 18.2 \mathrm{~mW}$
If two MOSFETs are driven under the same condition for 2 channels, Pd is as follows:
$\mathrm{Pd} \fallingdotseq 3.3 \times\{2.5 \mathrm{~mA}+2 \times(6 \mathrm{nC} \times 500 \mathrm{kHz})\}=28.1 \mathrm{~mW}$


Fig. 11

- Application circuit


Parts tolerances characteristics are not defined in the circuit design sample shown above. When designing an actual circuit for a product, you must determine parts tolerances and characteristics for safe and economical operation.

